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For more than 50 years, research into III–V compound semiconductors has focused almost
exclusively on materials grown on (001)-oriented substrates. In part, this is due to the relative ease
with which III–Vs can be grown on (001) surfaces. However, in recent years, a number of key
technologies have emerged that could be realized, or vastly improved, by the ability to also grow
high-quality III–Vs on (111)- or (110)-oriented substrates These applications include: next-
generation field-effect transistors, novel quantum dots, entangled photon emitters, spintronics, topo-
logical insulators, and transition metal dichalcogenides. The first purpose of this paper is to present
a comprehensive review of the literature concerning growth by molecular beam epitaxy (MBE) of
III–Vs on (111) and (110) substrates. The second is to describe our recent experimental findings on
the growth, morphology, electrical, and optical properties of layers grown on non-(001) InP wafers.
Taking InP(111)A, InP(111)B, and InP(110) substrates in turn, the authors systematically discuss
growth of both In0.52Al0.48As and In0.53Ga0.47As on these surfaces. For each material system, the
authors identify the main challenges for growth, and the key growth parameter–property relation-
ships, trends, and interdependencies. The authors conclude with a section summarizing the MBE
conditions needed to optimize the structural, optical and electrical properties of GaAs, InAlAs and
InGaAs grown with (111) and (110) orientations. In most cases, the MBE growth parameters the
authors recommend will enable the reader to grow high-quality material on these increasingly
important non-(001) surfaces, paving the way for exciting technological advances. VC 2016
Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons




III–V semiconductor layers grown on (111) and (110) sur-
faces offer a number of distinctive properties compared to
those grown on (001) wafers. Examples include a unique
alignment of the internal piezoelectric field, access to differ-
ent zones of the electronic band-structure, compatibility with
novel electronic materials, and different barriers to disloca-
tion nucleation. Despite an initial surge of interest in the
1980s and 1990s, current understanding of growth on these
orientations remains much less mature in comparison to
growth on (001) surfaces. However, novel device opportuni-
ties continue to emerge whose realization depends on the
ability to grow high quality (111) and (110) materials. In
light of this recent resurgence of interest in (111) and (110)
materials, a comprehensive review of the growth of III–V
semiconductors with these orientations is long overdue.
The emerging applications that follow critically depend on
growth on either the (111) or (110) surface for their success.
1. III–V field-effect transistors
(111)-oriented III–Vs have been proposed as a promising
channel material for the scaling of n-channel metal-oxide-
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semiconductor field-effect transistors (MOSFETs). III–Vs
offer higher electron mobilities (ln) than silicon for
increased drive current. However, III–V conduction bands
typically have a low density-of-states (DOS), which reduces
the sheet carrier density and may hinder the drive current in
what is termed the “DOS bottleneck.”1 A proposed solution
is to create III–V MOSFETs on the (111) surface to access
the L-valleys for electron transport.2 The L-valleys of III–V
semiconductors offer both high DOS and high injection
velocities. Through the appropriate application of quantum
confinement,3–8 strain,4–6 and III–V materials with low L-C
valley separation,3 conduction in the L-valleys can occur in
parallel with the C-valley, resulting in large drive currents.
In particular, thin layers of GaAs (111) and GaSb (111) are
predicted to have superior drive currents compared to
Si.3,4,7,8 One proposed device structure relies on the growth
of a tensile strained GaAs quantum well on InP(111),4,6 a
material system that has been successfully grown for novel
(111) quantum dots9,10 (described later in this section).
Fabrication of a III–V MOSFET using these strategies has
yet to be demonstrated, and its realization relies on the
growth of high quality III–Vs on (111) surfaces. Advances in
the growth of (111) InGaAs, InAlAs, and GaAs that are dis-
cussed in this work will assist with development of new
MOSFET designs. The general trends identified may be
applicable to other III–Vs useful for MOSFETs such as
GaSb.
2. Entangled photon sources
Researchers have recently shown that quantum dots
(QDs) grown on (111) surfaces act as ideal sources of
entangled photons for quantum information.11 Pairs of
polarization-entangled photons are emitted by the decay of
biexcitons.12,13 However, useful entangled photons can only
be prepared if the QDs have negligible excitonic fine-
structure splitting (FSS), which is difficult to achieve in QDs
on the (001) surface.14 Low FSS requires high symmetry of
the QD electronic states, which can only be reliably pro-
duced when the piezoelectric field is normal to the QDs, i.e.,
on the (111) surface.15,16 Growth of (111) QDs is a significant
challenge, which has been addressed using etch-pit-assisted
growth,11,17 droplet epitaxy,18–21 and recently tensile-strained
self-assembly (described below).10 All of these (111) QD
growth methods result in very low FSS compared to (001)
QDs. These techniques require a deep understanding of growth
on (111) surfaces, both to grow high quality buffer layers as a
template for QD growth, and to understand the complex pro-
cess of self-assembly on (111) surfaces.
3. Tensile quantum dots
Our groups have recently shown that (110) and (111) sur-
faces are ideal candidates for a new class of quantum dot
(QD) grown under tensile strain. QDs have previously been
limited to compressively strained Stranski–Krastanov
growth or unstrained droplet epitaxy. This is because QDs
grown on (001) surfaces under tensile strain tend to readily
nucleate dislocations.22,23 In addition, QD growth has
focused largely on the (001) surface, since previous attempts
at compressively strained growth on (111) and (110) surfaces
also resulted in highly dislocated material without QD for-
mation.24–26 Instead, we have shown that combining tensile
strain and a (110) or (111) surface inhibits dislocation for-
mation in QDs.27 This principle has enabled us to demon-
strate high-quality tensile GaAs/InAlAs and GaP/GaAs
nanostructures on both (110) and (111) surfaces.9,21,28–30
Since tensile strain can strongly reduce semiconductor
bandgaps,9,30 tensile QDs on these surfaces are promising
for optoelectronic devices operating at long wavelengths.
Moreover, tensile GaAs/InAlAs QDs grown on (111) surfa-
ces are perfectly suited to entangled photon generation due
to their high electronic symmetry.10
4. Spintronics
(110) materials are of current interest for spintronics, due
to the long spin-lifetime observed in (110) quantum wells
relative to those on (001).31,32 This property has enabled a
number of advances in spintronics to be made using (110)
quantum wells, including gate-control of relaxation time,33
low-voltage spin manipulation,34 spin-injected light emitting
diodes,35 and spin-injected lasers.36 For spintronic applica-
tions, smooth interfaces are essential for maximizing spin-
lifetimes,33,37 but III–V materials grown on (110) surfaces
are often rough. Improvements in both interface and material
quality of (110) III–Vs will thus enhance the performance of
spintronic devices. For example, the optimization of high-
quality InP-based materials on the (110) surface, as
described in this paper, could potentially enable the creation
of spintronic devices operating at telecom wavelengths.38
5. Topological insulators
(111)-oriented III–Vs have been identified as useful tem-
plates for the growth of V2–VI3 topological insulators (TIs),
including Bi2Se3, Bi2Te3, and Sb2Te3. The hexagonal crystal
symmetry of the V2–VI3 TIs is better matched to the (111)
plane of zinc-blende materials than to the (001) plane. High
quality TIs have been grown on both GaAs(111)39,40 and
InP(111)41–45 substrates. InP(111) has only 0.16% lattice
mismatch with Bi2Se3. Bi2Se3 grown on InP(111) therefore
has superior crystalline domain size and defect density to
Bi2Se3 grown on GaAs(111),
41,46 and both substrates pro-
duce better Bi2Se3 crystalline quality than growth on
Si(111).44,45 Advances in (111) III–V growth, particularly on
InP, are likely to further improve TI quality and allow the
integration of TIs with III–V devices.
6. Transition metal dichalcogenides
Growth on (111) III–Vs also offers a promising route for
the synthesis of transition metal dichalcogenides (TMDs).
TMDs can be grown in 2D monolayer or multilayer forms,
and offer a broad range of properties, including semiconduc-
tivity,47,48 metallicity,49 and superconductivity.50 Novel
electronic and optoelectronic devices have been demon-
strated based on TMDs, such as field-effect transistors,51
phototransistors,52 and tunable pn junctions.53 The
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development of TMD devices typically relies on exfolia-
tion,51 which is challenging to scale to wafer-level synthesis.
In contrast, the epitaxial growth of TMD layers on
GaAs(111) was reported many years ago, due to the unique
termination of (111) surfaces.54 TMD materials are com-
posed of 2D layers weakly connected by van der Waals
bonds. High-quality layers can hence be grown if the sub-
strate only interacts to support the TMD via van der Waals
forces.55 The GaAs(111) surface is ideal for this purpose.
Exposure to group-VI atoms, including sulfur, selenium, and
tellurium, passivates the specific arrangement of dangling
bonds found on (111) surfaces.55 Renewed interest in TMDs
has led to recent molecular beam epitaxy (MBE) growth
demonstrations of wafer-scale monolayer MoSe2 on
GaAs(111)B (Ref. 56) as well as MoTe2/MoSe2 superlattices
on GaAs(111)B with monolayer precision.57 Smooth
GaAs(111)B buffer layers help facilitate the subsequent
TMD growth.56 By understanding the growth of (111) III–V
materials, new opportunities will arise for the integration of
III–V and TMD devices.
B. Challenges in III–V growth on (111) and (110)
substrates
The above examples highlight the growing demand for
high-quality III–Vs on (111) or (110) substrates. However,
ideal conditions established for growth of III–Vs on (001)
surfaces often produce poor material quality on (111) and
(110) orientations. To date, growth on (111) and (110) surfa-
ces has largely focused on GaAs and AlGaAs. Growth of
GaAs/AlGaAs (111) and (110) is much more difficult than
growth of GaAs/AlGaAs (001), often resulting in large sur-
face roughness, and poor electrical and optical properties.
Nevertheless, by carefully exploring growth conditions,
smooth surfaces with favorable electrical and optical proper-
ties have been demonstrated. However, very little informa-
tion is available for growing other III–Vs with (111) or (110)
orientations, in particular for the technologically useful
materials InGaAs or InAlAs grown on InP. This lack of a
growth–optimization toolbox means that the electrical, opti-
cal, and crystallographic quality that is achievable in (111)
and (110) materials is currently insufficient to meet the
demands of the novel applications described above.
The atomic force microscope (AFM) images in
Figs. 1(a)–1(e) show that surface roughening is the primary
challenge for growth of (111) and (110) epilayers. Buffers
grown on (111)A, (111)B, and (110) surfaces tend to form a
high density of unwanted features. Most prominent among
these are “hillocks” [the large 3D islands in Figs. 1(a) and
1(e)],58–64 and “pits” that arise from step bunching, particu-
larly on offcut substrates [Fig. 1(c)]. To avoid hillock forma-
tion, many groups have adopted the use of offcut substrates,
which promote step flow growth rather than 3D island-
ing,58,65–68 but the optimization of growth conditions is sel-
dom reported, and smooth growth remains challenging.69–71
Furthermore, much of the early work on (110) and (111)
growth was performed prior to widespread availability of
commercial AFMs and so morphology studies were often
limited to optical microscopy. The effect of growth condi-
tions on atomic-scale morphology therefore remains largely
unknown for most materials on non-(001) surfaces.
The purpose of this paper is twofold: first, to provide a
comprehensive review of the literature surrounding growth
on (111) and (110) surfaces; and second to fill in the gaps in
the literature with new experimental data. The experimental
work we present here focuses on the effect of growth condi-
tions on material properties for InAlAs and InGaAs grown
on InP (111)A, (111)B, and (110) with an emphasis on
achieving smooth surface morphology. Challenges for
homoepitaxy on InP (111)A and (111)B are also discussed.
We show that each substrate orientation requires a different
growth strategy to optimize material properties, which typi-
cally differs greatly from what is used for growth on the
(001) face.
The paper is divided into separate sections describing
growth on exact InP(111)A (Sec. III), offcut InP(111)B
(Sec. IV), and exact InP(110) (Sec. V). Each section begins
FIG. 1. (Color online) AFM images (15 15 lm2, 15 nm z-scale) showing
surface morphology of InAlAs on exact InP(111)A, InAlAs on offcut
InP(111)B, and InGaAs on exact InP(110). (a), (c), and (e): Growth under
nonoptimized conditions typically leads to rough surface morphologies. (b),
(d), and (f): Optimized growth conditions arrived at in this work produce
significantly smoother surfaces.
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with a review of epitaxy for GaAs and other III–Vs on
each of these orientations, which informs new growth strate-
gies for InAlAs and InGaAs on InP explored in this work. In
Sec. VI we compare and summarize growth across the differ-
ent surface orientations.
We show that by careful selection of the growth condi-
tions, it is possible to eliminate, or greatly mitigate, morpho-
logical defects on each orientation, resulting in atomically
smooth surfaces [Figs. 1(b)–1(f)]. We present experimental
data showing how the electrical and optical properties of
these materials depend on growth conditions. We use trends
in surface morphology, electrical and optical properties to
identify optimal parameters for the growth of these alloys,
and discuss cases where jointly optimizing all of these mate-
rial properties is challenging. Taken together, this work
offers a comprehensive guide to overcoming obstacles to
III–V material growth on (110) and (111)-oriented InP
substrates.
II. EXPERIMENT
For the new results presented in this work, samples were
grown in a VEECO Modular GEN II solid-source MBE,
using P2 and As4 as the group-V sources. As4 was selected
instead of As2 for consistency with the body of literature on
(111) and (110) III–V growth; many growth studies in the
literature predated the widespread availability of the valved
arsenic cracker for producing As2, and hence used the As4
species. Our fluxes were estimated using a beam flux moni-
tor (BFM) located at the growth position. We calculated
V/III flux ratios directly from BFM readings without sensi-
tivity corrections. Growth temperatures Tg were measured
by optical pyrometer for Tg 400 C. For Tg< 400 C, we
measured temperature using a thermocouple located behind
the substrate. We estimate that our thermocouple values are
20–30 C lower than the true values for Tg< 400 C.
Wafers used in this study were all semi-insulating and
included the following orientations: on-axis InP(110), on-
axis InP(111)A, and vicinal InP(111)B offcut 2 toward
h211i. (110) and (111)A substrates were supplied by AXT,
and (111)B substrates were supplied by SWI. All substrate
orientations were specified to within 60.5 by the manufac-
turers. Substrates were also specified as epiready, and no wet
chemical treatment was performed, unless otherwise noted.
Cleaved pieces were mounted on 4 in. diameter silicon han-
dle wafers using high-purity molten indium as an adhesive.
The conditions used for growth on (111)A, (111)B, and
(110) InP are detailed in the corresponding sections of this
paper. InAlAs growths on different InP surface orientations
were performed separately. InGaAs samples were grown at a
fixed rate of 0.17 lm/h by coloading (110), (111)A, and
(111)B InP wafers onto the same backing wafer and testing
growth conditions on the three samples simultaneously. In
situ desorption of the native oxide was performed under P2
or As4; our choice of deoxidation species was partially based
on the availability of P2 in our MBE system and does not
necessarily reflect a preference for a particular species.
Unless otherwise noted, comparisons in this study are only
made between samples where the same oxide desorption
procedure was used. Single layers of lattice-matched In0.52
Al0.48As or In0.53Ga0.47As were directly deposited on the InP
substrate to investigate material properties. We confirmed
lattice-matching of alloy compositions to the InP with x-ray
diffraction (XRD). Hereafter, the terms InAlAs and InGaAs
refer to epilayers with alloy compositions lattice-matched
to InP.
Surface morphology was characterized using Nomarski
microscopy and AFM (Digital Instruments Nanoscope IIIa).
Photoluminescence spectroscopy (PL) was performed with a
532 nm pump laser, an InGaAs detector for InGaAs samples,
and a Si detector for InAlAs samples. Hall effect measure-
ments were performed on InGaAs samples using the van der
Pauw method to determine background electron density, n0,
and electron mobility, ln. We used indium solder to create
electrical contacts for Hall measurements. To ensure Ohmic
behavior, we gently annealed the contacts with the soldering
iron until the indium wet the surface. Hall measurement was
not possible for most InAlAs samples, due to the rapid for-
mation of insulating oxides in air and resulting high contact
resistances. Transmission electron microscopy was per-
formed in either cross-section (X-TEM) or plan-view (PV-
TEM) using a FEI Osiris operating at 200 kV.
III. GROWTH ON InP (111)A
A. Review of growth on (111)A surfaces
Previous reports of III–V epitaxy on (111)A surfaces
focused almost exclusively on GaAs, with very little work
describing growth trends for other materials. As discussed
above, the primary challenge for growth on (111)A is the
formation of a high density of hillocks under a wide range of
growth conditions.58,59,72 The hillocks are threefold symmet-
ric and take the form of either a pyramid triplet with three
mounds that are bounded by {010}-related facets, or a single
triangular pyramid bounded by {110}-related facets.73
Hillock formation is eliminated using a substrate offcut
by 5 toward (100),58,65 but it is also possible to grow
smooth GaAs on on-axis (111)A substrates under certain
growth conditions. Earlier reports showed decreasing hillock
size and increasing hillock density with low Tg and high
V/III ratio, enabling hillock removal by shrinking them to
zero size.58,59 In addition, Sato et al. found that the presence
of hillocks was related to arsenic-limited growth regimes.59
Their group showed from reflection high-energy electron
diffraction (RHEED) intensity oscillations that the
GaAs(111)A growth rate was arsenic-limited rather than
gallium-limited at high Tg and low V/III,
74 and this behavior
was attributed to a low arsenic sticking coefficient for the
(111)A surface. The arsenic-limited regime was shown to be
closely correlated to hillock formation, suggesting that hil-
locks are related to excess Ga on the surface.59 During
growth on (111)A substrates, researchers have observed sur-
face defects arising from growth on both (100)- and (110)-
related facets.73 We hypothesize that if they offer higher
arsenic sticking coefficients than (111)A, it is possible that
preferential growth on these facets could lead to hillock
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formation. Substrate cleaning and control of ambient arsenic
levels prior to growth have also been suggested as techni-
ques to promote smooth epitaxy.73
The surface morphology of GaAs(111)A has been sur-
veyed extensively by Nomarski and scanning electron
microscopy, but little has been published regarding its mor-
phology at the atomic-level. According to RHEED,
GaAs(111)A exhibits a (2 2) reconstruction before, during,
and after growth, across virtually all Tg values.
72 The (2 2)
reconstruction has been studied by scanning tunneling
microscopy (STM), and arises from periodic gallium vacan-
cies on the GaAs(111)A surface.75 These Ga-vacancies are
expected to appear under the Ga-rich conditions common to
GaAs(111)A growth, based on ab initio theoretical calcula-
tions.76 However, the effect of growth conditions on the
atomic terrace morphologies of InP(111)A and its lattice-
matched InGaAs and InAlAs buffers remain largely
unexplored. Sections III B–III E address this gap in the
literature.
B. InP(111)A homoepitaxy
We performed preliminary work on InP(111)A homoepi-
taxy, to determine if growing InP buffers on InP(111)A sub-
strates before heteroepitaxy would lead to smoother
surfaces. In fact, both InAlAs and InGaAs grown on bare
InP(111)A substrates were smoother than when grown on
InP(111)A homoepitaxial buffers (see Secs. III C and III D).
Substrate deoxidation and InP growth were both performed
using P2, followed by InP growth at 0.26 lm/h. Similar
to GaAs(111)A homoepitaxy, InP(111)A [as well as
InGaAs(111)A and InAlAs(111)A discussed in Secs.
III C–III E] exhibits a (2 2) streaky RHEED pattern during
growth.72,75
The effect of native oxide desorption temperature and Tg
on InP homoepitaxy is shown in Fig. 2. Both sample surfaces
in Fig. 2 were covered with triangular faceted features that
are gradually sloped on one side and vertically sloped on the
two adjoining sides. The vertical slopes produced pro-
nounced discontinuities across the growth surface, which
appear as narrow trenches at the foot of the faceted struc-
tures. Lower Tg and desorb temperatures caused the hillocks
to increase in density and decrease in size. Under such con-
ditions, the trench-features subsided and smoother regions
appeared between the hillocks.
We attempted to use V/III ratio to lower the hillock den-
sity, but no effect was observed in the range V/III¼ 40–80.
Substrates etched in H2SO4:H2O2:H2O followed by a
bromine-methanol etch produced very similar growth mor-
phologies to untreated epiready substrates (not shown), con-
firming that the hillocks are not induced by substrate
preparation. As discussed in Secs. III C–III E for InAlAs and
InGaAs growth on InP(111)A, very high and very low Tg
appear most promising for smooth growth. Such strategies
may also yield smooth InP homoepitaxy, but further work is
needed to demonstrate atomically smooth InP(111)A homoe-
pitaxy on exact substrates.
C. InAlAs on InP(111)A
1. InAlAs(111)A: Surface morphology
In this section, we present new results on surface mor-
phology optimization of InAlAs grown directly on exact
InP(111)A substrates without an InP buffer. Pyramidal hil-
locks are the primary challenge for InAlAs and InGaAs
growth on InP(111)A [Fig. 1(a)]. The reduction or elimina-
tion of hillocks for InAlAs and InGaAs on exact InP(111)A
was found to be more difficult than growth on offcut
InP(111)B (Sec. IV) or exact InP(110) (Sec. V). The triangu-
lar hillocks were typically 500 nm wide and 50 nm tall
with densities ranging from the mid-106 cm2 to the mid-
107 cm2. In addition, the smoother region between the hil-
locks consisted of atomic “wedding cakes,” where mono-
layers of concentric 2D islands appeared, rather than step
flow growth. Such wedding cakes form when adatoms nucle-
ate new 2D islands on top of existing ones, rather than
attaching to the sides of other islands; similar wedding cake
features form during MBE growth of certain other III–V
materials including GaSb(001).77 We characterized the
FIG. 2. (Color online) AFM images (5 5 lm2, 30 nm z-scale) showing
morphology of InP(111)A for different Tg and deoxidation temperatures.
Rms roughness values averaged over 225lm2 include roughening due to
hillocks.
010801-5 Yerino et al.: MBE of lattice-matched InAlAs and InGaAs layers 010801-5
JVST B - Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena
roughness attributable to the wedding cakes by measuring
rms roughness values in regions free of hillocks (unless oth-
erwise noted). InP(111)A oxide desorption was performed
under either As4 or P2, followed by growth of 100–200 nm
of InAlAs.
First, we show the effect of As4 versus P2 overpressure
during InP native oxide desorption (Fig. 3) where a beam
equivalent pressure of 1.1 105 Torr was used for both
species. When InAlAs was grown under the same, near-
optimal Tg and V/III conditions, the P2 desorb produced
40% fewer hillocks on the surface than the As4 desorb.
Surface roughness between the hillocks also improved by
switching from As4 to P2 (Fig. 3). The AFM images show
that using P2 during the oxide desorption produces a triangu-
lar step-flow morphology, which better reflects the (111)
crystal symmetry than the almost-circular wedding cakes
observed when As4 is used. Desorbing the native InP oxide
under arsenic produces monolayers of compressive
InAs1xPx on the surface, due to anion exchange,
78 which
may explain the changes in morphology observed here. P2 is
thus recommended as the ideal species under which to
desorb the InP native oxide.
As Figs. 4(c) and 4(e) show, growth rate had a pro-
nounced effect on InAlAs(111)A morphology. Increasing
the growth rate from 0.17 to 0.5 lm/h raised the hillock den-
sity by >3. Adatom diffusion length is reduced at higher
atomic flux, increasing the rate of island nucleation.79 The
lower adatom diffusion time at high growth rate allows 3D
islands to form closer together, leading to a higher density of
hillocks.
In addition, comparison of Figs. 4(d) and 4(f) shows that
a slower growth rate lowered wedding cake height, reducing
rms roughness from 0.92 to 0.66 nm over a 5 5 lm2 area.
Since island nucleation rates increase with adatom arrival
rate, the use of higher atomic fluxes can encourage the nucle-
ation of new 2D layers atop existing ones to promote taller
wedding cakes.79 Due to the improved atomic morphology
and lower hillock density at lower growth rate, all subse-
quent InAlAs(111)A growths were performed at 0.17lm/h.
Comparison of Figs. 4(a) and 4(c) also shows the effect
of V/III ratio on the InAlAs(111)A morphology. Nomarski
microscopy shows that increasing the V/III ratio from 77 to
230 reduced the hillock density by 40%. This similarity with
GaAs(111)A growth suggests that the hillocks on
InAlAs(111)A are related to limited arsenic-availability
caused by a reduced arsenic sticking coefficient.74
The effect of reducing Tg on hillock density is shown in
Fig. 5. Hillock density increased from 5.6 106 cm2 at
480 C to 8.0 106 cm2 at 437 C, while hillock size
decreased rapidly, such that the volume of material in the
FIG. 3. (Color online) Effect of oxide desorption overpressure species on
subsequent InAlAs(111)A morphology. (a) and (b): Substrates deoxidized in
P2. (c) and (d): Substrates deoxidized in As4. (a) and (c): 50 50lm2
Nomarski images, annotated with hillock densities. (b) and (d): 1 1 lm2
AFM images (3 nm z-scale). Rms roughness values averaged over 25lm2
between hillocks.
FIG. 4. (Color online) Comparison of growth rate and V/III ratio effects on
InAlAs(111)A morphology for Tg¼ 500 C (substrates deoxidized in As4).
Images in same row are taken from same sample. (a), (c), and (e):
50 50 lm2 Nomarski images, annotated with hillock densities. (b), (d),
and (f): 2 2 lm2 AFM images (3 nm z-scale), annotated with rms rough-
ness. Rms roughness values averaged over 25lm2 between hillocks.
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hillocks also decreases. At 405 C, the hillocks were elimi-
nated almost entirely. While the removal of hillocks encour-
ages the use of low Tg, the atomic scale roughness shows the
opposite trend. As Tg decreased, the terrace widths on the
wedding cakes shrank from 49 to 12 nm on average, and the
wedding cakes grew in height; rms roughness increased con-
comitantly from 0.33 to 0.92 nm. The relationship between Tg
and wedding cake size indicates that the nucleation rate of 2D
islands is lower at higher Tg due to faster detachment of ada-
toms from island protonuclei.29,80–82
New surface defects appeared in the InAlAs grown at
405 C, including pits, hillock clusters, and irregularly shaped
trenches. Close inspection of Fig. 5(f) reveals hillocks much
smaller than previously observed, which form in clusters of
three, arranged with threefold symmetry. The symmetric
arrangement of these hillocks resembles the larger, threefold
symmetric hillocks more commonly observed at high Tg,
suggesting that they have the same origin. The total density
of threefold symmetric defects, including larger hillocks
and small hillock-clusters, was 1.0 107 cm2 at 480 C,
3.8 107 cm2 at 437 C, and 2.3 108 cm2 at 405 C. The
higher density of these features with decreasing Tg shows that
formation of the surface defects is regulated by adatom diffu-
sion length. We attribute this effect to indium adatoms, given
previous observations of enormous migration lengths up to
25lm on III–V surfaces.83 This in turn allows the hillocks
to form closer together as they compete for adatoms. Note
that V/III¼ 230 is used for all samples in Fig. 5. The increas-
ing distance between hillocks at higher temperature indicates
that the diffusion length is still on the order of microns, even
under high As-flux.
X-TEM and PV-TEM of InAlAs/InP(111)A show very
few extended defects in the optimized InAlAs(111)A buf-
fers. Figure 6(a) shows TEM images from the smoothest
InAlAs(111)A samples obtained in this study [i.e., Fig.
5(a)]. Defects are only noticeable in the hillocks [Fig. 6(b)],
which contain a high density of planar defects and disloca-
tions. Thus, the hillock defects are likely to be electrically
and optically detrimental: reduction in hillock density is
expected to improve the overall material quality. The sam-
ple in Figs. 6(a) and 6(b) also includes a layer of InGaAs
between the InAlAs and InP, the growth of which is dis-
cussed in Sec. III E. We conclude that apart from the hil-
locks, both InAlAs and InGaAs grow with minimal defect
nucleation.
Finally, we investigated the effect of pregrowth InP sub-
strate etching, to determine whether the hillocks are influ-
enced by substrate preparation, as suggested by Ref. 73. An
untreated epiready InP(111)A wafer was coloaded with InP
pieces etched in H2SO4:H2O2:H2O (5:1:1) followed by bro-
mine: methanol (1:80). The wet chemical treatment reduced
the hillock density from 9.4 106 to 5.0 106 cm2,FIG. 5. (Color online) Effect of Tg on InAlAs(111)A morphology for sam-
ples grown at V/III¼ 230, 0.17lm/h (substrates deoxidized in P2.) Images
in same row are taken from same sample. (a), (c), and (e): 15 15lm2
AFM images (15 nm z-scale). (b), (d), and (f): 1 1lm2 AFM images (3 nm
z-scale), annotated with roughness and average widths. Rms roughness val-
ues averaged over 25lm2 between hillocks.
FIG. 6. Bright field X-TEM of 300 nm InAlAs/50 nm InGaAs layers grown
on InP(111)A. (a) Most of the sample area is free from dislocations. (b)
Hillocks in the epilayer contain high densities of dislocations and planar
defects. g¼ 222 and a h110i imaging zone was used.
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implying that surface preparation is partially responsible for
hillocks.73
2. InAlAs(111)A: Photoluminescence
PL from the InAlAs(111)A is influenced by Tg (Fig. 7) but
is relatively insensitive to other variables. The PL spectra in
Fig. 7 show the InP substrate emission at 1.34 eV, next to the
InAlAs emission at 1.45 eV. As Tg was increased from 405 to
480 C, the entire spectrum increased in intensity by 35%.
The shape of the two spectra are identical, suggesting that the
higher PL intensity may partially result from stronger light
extraction in the 480 C sample, due to the formation of larger
hillocks. PL is largely insensitive to growth rate and V/III
ratio, with nearly identical PL intensities observed across the
parameters used in this study (not shown).
3. InAlAs(111)A: Summary
In summary, the hillocks prevalent during growth of
InAlAs(111)A can be significantly mitigated using high Tg,
very high V/III ratio, and low growth rate, but, unlike the case
of GaAs(111)A,59 it was not possible to completely eliminate
them. Low Tg removed the large hillocks but only at the
expense of smaller-scale surface defects and higher atomic
roughness due to wedding cakes. TEM confirms that hillocks
contain a high density of extended defects, so further work is
needed to eliminate them. The photoluminescence of
InAlAs(111)A was relatively insensitive to growth conditions,
with marginal change in the intensity attributed to light extrac-
tion due to surface roughening. We favor the use of high Tg
since this produces low hillock densities with smoother surfaces
in-between. Provided the hillocks are low enough in density,
there will be sufficiently large areas of smooth, high-quality,
defect-free InAlAs in between them to suit many applications.
Overall, our recommended growth conditions for
InAlAs(111)A are high Tg (480 C), very high V/III ratio
(230), and low growth rate (0.17 lm/h).
D. InGaAs on InP(111)A
1. InGaAs(111)A: Surface morphology
As shown in Fig. 6, hillocks are the primary source
of extended defects in both InGaAs and InAlAs, so it is
highly desirable to minimize their density. In terms of
controlling hillock formation and wedding cake roughness,
InGaAs(111)A obeyed broadly similar growth trends
to InAlAs(111)A. We grew 200 nm InGaAs layers on
InP(111)A following the oxide desorb at 485 C under
1.1 105 Torr As4. Based on the InAlAs(111)A growth
experiments in Sec. III C, we adopted a growth rate of
0.17 lm/h for InGaAs(111)A. However, we found
InGaAs(111)A to be much less sensitive to growth rate than
InAlAs (not shown), and we believe the following results
are equally applicable at higher growth rates.
The effect of V/III ratio on InGaAs(111)A morphology is
shown in Fig. 8 for samples grown at Tg¼ 485 C. The
InGaAs(111)A surface is roughened by large hillocks and
very tall wedding cakes when a moderate V/III ratio of 25
was used [Figs. 8(e) and 8(f)]. A V/III ratio of 75 or higher
FIG. 7. (Color online) Effect of Tg on 300 K PL of InAlAs grown on InP(111)A.
FIG. 8. (Color online) Effect of V/III ratio on InGaAs(111)A morphology
for Tg¼ 485 C. Images in same row are taken from same sample. (a), (c),
and (e): 50 50lm2 Nomarski images, annotated with hillock densities. (b),
(d), and (f): 1 1 lm2 AFM images (5 nm z-scale), annotated with rms
roughness and average terrace width. Rms roughness values averaged over
25lm2 between hillocks.
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was needed to reduce hillock size [Figs. 8(a) and 8(c)]
and planarize the InGaAs surface in between [Figs. 8(b)
and 8(d)]. Similar to InAlAs(111)A, the InGaAs(111)A mor-
phology at higher V/III ratio was predominantly flat with
triangular hillocks scattered about the surface. However,
for InGaAs growth, the hillock density was several times lower
than for InAlAs growth, typically in the low to mid-106 cm2.
On some samples, clusters of hillocks were observed in addi-
tion to isolated hillocks; we report hillock densities as the
number of contiguous hillock clusters per unit area.
Increasing the V/III ratio from 75 to 195 doubled the hill-
ock density, which is opposite to the trend for InAlAs(111)A
and GaAs(111)A.58,59 For InGaAs(111)A, the arsenic-
limited model29 used to explain GaAs(111)A hillocks no
longer appears to be applicable. Instead, the trend for
InGaAs(111)A suggests that hillock density scales with ada-
tom diffusion length within this V/III range. The higher V/
III ratio lowers the diffusion length, allowing hillocks to
form closer together while competing for adatoms.
As we increased V/III ratio, atomic wedding cakes
decreased in height and increased in atomic step spacing
(i.e., terrace width). This effect was more pronounced than
the effect of V/III ratio on InAlAs(111)A growth. V/III ratio
optimization of InGaAs(111)A differs from InAlAs(111)A
in that a tradeoff must be made between atomic-scale wed-
ding cakes and larger-scale hillocks. For minimum hillock
density, V/III 75 is recommended. However, for applica-
tions where access to atomically flat surfaces is more impor-
tant (e.g., QD studies), a high V/III 195 should be used to
increase the terrace widths.10
The effect of Tg on InGaAs(111)A morphology from 350
to 485 C is shown in Fig. 9 at a fixed V/III of 75. As seen in
Fig. 5 for InAlAs(111)A and Fig. 2 for InP(111)A, reducing
Tg decreased the size and increased the density of hillocks.
The hillock density increased by 3 orders of magnitude as Tg
was reduced from 485 to 350 C, confirming that hillock
density scales inversely with adatom diffusion length for
InGaAs(111)A. However, in contrast to InAlAs(111)A
growth, low Tg could not be used to completely eliminate
hillock formation. The higher adatom mobility of Ga com-
pared to Al may make it easier for Ga adatoms to reach hill-
ock incorporation sites, even at low Tg.
Atomic scale wedding cake formation in InGaAs(111)A
was suppressed as Tg increased, lowering the rms roughness
(Fig. 9). This reduction is consistent with our observations
for InAlAs(111)A in Sec. III C and suggests that a reduction
in the 2D nucleation rate promotes smooth growth in both
cases. Increasing both Tg to 510
C and V/III ratio to 195
yielded terraces as wide as 100 nm, with hillock densities as
low as 2 106 cm2 (Fig. 12). Increasing Tg further did not
yield additional surface smoothing, and the size and density
of hillocks became larger for Tg near the InGaAs decomposi-
tion temperature of 550 C.
2. InGaAs(111)A: Electrical properties
All InGaAs(111)A samples were unintentionally n-type,
as commonly observed for InGaAs/InP(001).84 The
electrical properties of the InGaAs samples at 300 K were
strongly dependent on V/III ratio [Figs. 10(a) and 10(b)]. For
growths performed at Tg¼ 485 C, V/III was optimized at
75 to reach the lowest n0 of 3.8 1014 cm3 and the high-
est ln of 5300 cm
2/V s. n0 increased and ln decreased sub-
stantially if V/III was increased to 195 or decreased to 25. In
addition to higher background electron density, the sample
grown under low V/III conditions also contained larger hil-
locks (see Fig. 8). Strong defect scattering due to the high hill-
ock density likely contributes to the reduction in ln at low V/
III. For the samples grown with high V/III, we speculate that
arsenic-related defects may play a role in the higher n0. This
issue is also encountered in the case of InGaAs(110), which is
grown at low Tg and high V/III (Sec. V D).
Tg also controls the electronic properties of InGaAs(111)A,
albeit to a slightly lesser extent than V/III ratio [Figs. 10(c)
and 10(d)]. For samples grown at V/III¼ 75, increasing Tg
from 420 to 485 C increased ln from 3900 to 5300 cm
2/V s at
300 K; we note that the dependence on Tg observed at V/
III¼ 75 is similar to that at V/III¼ 225. The value of n0 is
FIG. 9. (Color online) Effect of Tg on InGaAs(111)A morphology for sam-
ples grown at V/III¼ 75. Images in same row are taken from same sample.
(a), (c), and (e): 15 15lm2 AFM images (15 nm z-scale). (b), (d), and (f):
1 1 lm2 AFM images (5 nm z-scale). Rms roughness values averaged over
25lm2 between hillocks, with exception of 350 C sample, in which hil-
locks were too close to separate.
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almost independent of Tg, and so the concurrent improvement
in ln at high Tg cannot be attributed to a reduction in ionized
impurities. Instead, the defects associated with hillocks likely
dominate carrier transport since hillock density is strongly
temperature sensitive. ln of the InGaAs(111)A samples is
much lower than InGaAs(001) for which ln 11500 cm2/V s
in this electron density range,84 indicating significant room for
improvement.
3. InGaAs(111)A: Photoluminescence
A monotonic improvement in PL intensity and FWHM
linewidth was observed with increasing Tg for a given V/III
ratio [Figs. 11(a) and 11(b)], likely due to the lower density
of defective hillocks at high Tg. Figure 11(c) shows that the
InGaAs PL intensity increased and linewidth decreased with
higher V/III ratio; the improvement in PL from V/III
¼ 25–75 is correlated with a large improvement in surface
morphology. However, hillock density increased at V/III
¼ 195, which does not explain the accompanying increase in
PL intensity. Instead, a 10 increase in n0 occurred at this
V/III ratio [Fig. 10(a)], which would increase the radiative
recombination rate. While V/III¼ 195 yielded the best PL,
the highest Hall ln values were found for V/III¼ 75. This
further suggests that the improvement of PL intensity at
higher V/III may not be related to crystalline quality.
4. InGaAs(111)A: Summary
In summary, the optimization of InGaAs on InP(111)A
requires high Tg 485 C and high V/III ratio to minimize
surface roughness on the atomic scale and to alleviate hil-
locks. While hillock density is minimized at V/III 75,
roughness from atomic-scale features is minimized at V/III
 225. Optimization of electrical and optical properties
largely overlaps with the conditions that minimize hillock
density, allowing these properties to be jointly optimized.
Overall, our recommended growth conditions for
InGaAs(111)A are: high Tg (485 C) and V/III ratio
75–225.
E. InAlAs on InGaAs/InP(111)A
In Secs. III C–III D, we showed that InAlAs and
InGaAs(111)A exhibit similar growth trends, but that
InGaAs(111)A exhibited a smoother surface both in terms of
hillock density and wedding cake roughness. For applica-
tions that require smooth InAlAs(111)A, we demonstrate
that InAlAs grown on top of an InGaAs(111)A buffer largely
inherits the atomic-level smoothness of the InGaAs. After
desorbing the native oxide under As4, we grew 100 nm
InAlAs on 50 nm InGaAs. InAlAs and InGaAs were grown
at 510 C using V/III ratios of 230 and 195, respectively.
InAlAs grown on an InGaAs(111)A buffer exhibits a ten-
fold reduction in hillock density compared to InAlAs grown
directly on InP(111)A [2.1 106 and 1.5 107 cm2, respec-
tively, Figs. 12(a) and 12(c)]. However, the InAlAs/InGaAs
hillock density was still higher than that of the bare InGaAs
layer [8.8 105 cm2, Fig. 12(b)]. Under these growth con-
ditions, both InGaAs(111)A and InAlAs(111)A have similar
rms roughness away from the hillocks. Also, the average
FIG. 10. (Color online) Effect of V/III ratio on (a) n0 and (b) ln of InGaAs(111)A samples grown at 485 C. Effect of Tg on (c) n0 and (d) ln of InGaAs(111)A
samples grown at V/III of 75 and 195. Hall measurements done at 300 K.
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terrace width for InAlAs grown on InGaAs was 95 nm, very
close to the 100 nm measured on the optimal InGaAs sam-
ples, and double the terrace width for optimal InAlAs grown
directly on InP(111)A. Despite the tendency for InAlAs to
form a high density of hillocks and tall wedding cakes, the
step-edges and hillocks of the InGaAs provide favorable
incorporation sites for adatoms during InAlAs growth. We
have already demonstrated the effectiveness of this approach
by growing high-quality InAlAs barriers for tensile strained
GaAs(111)A quantum dots.10
IV. GROWTH ON InP (111)B
A. Review of growth on (111)B surfaces
Previous III–V epitaxy work on (111)B surfaces has
focused primarily on GaAs(111)B, although good progress
has also been made with InP(111)B homoepitaxy. The pri-
mary growth challenge for GaAs(111)B exact substrates is
the formation of wide triangular hillocks, which were found
to be nearly unavoidable.60,85–87 These wide, short hillocks
tend to cover the surface, in contrast to the taller, narrower
hillocks for growth on (111)A surfaces (see Sec. III), degrad-
ing both the optical and electrical quality.88 For
GaAs(111)B, surface morphology was correlated with
RHEED observations, where the low temperature (2 2)
reconstruction was always associated with hillock formation.
It is possible to obtain smooth GaAs(111)B when growth is
performed at higher temperature where the ð ﬃﬃﬃﬃﬃﬃ19p  ﬃﬃﬃﬃﬃ19p Þ
surface reconstruction is stable, but only a very narrow
growth window exists.86 GaAs(111)B growth on the (1 1)
reconstruction (stable at high Tg and low V/III ratio) is also
known to result in smooth surfaces.69 However, growth of
smooth indium-containing materials such as InGaAs(111)B,
under these same reconstructions, is difficult due to the high
desorption rate of indium above Tg¼ 530 C.85,86
Due to these challenges, the use of offcut substrates
became the primary solution to achieve smooth GaAs(111)B
growth.66,67,85 Yang et al. identified that the hillocks formed
on GaAs(111)B were composed of three vicinal (111)
“facets” inclined 2 from the singular plane.85 They pro-
posed that these vicinal facets were more energetically stable
than the singular (111) plane and thereby demonstrated that
tilting the surface toward these planes by 1–3 in the h211i
directions promoted smooth growth. Offcut substrates conse-
quently resolved the problem of narrow growth windows.
Growth in the ð ﬃﬃﬃﬃﬃ19p  ﬃﬃﬃﬃﬃﬃﬃ19Þp and (1 1) regimes both
resulted in smooth GaAs(111)B, even at low Tg, where
InxGa1xAs/GaAs(111)B (e.g., x< 0.15) could be grown
with a unity sticking coefficient for indium.69,85
While resolving the hillock problem, growth of
GaAs(111)B on offcut substrates is still susceptible to rough-
ening by step-bunching on the atomic scale. Under many
conditions, growth on offcut surfaces forms large atomic
steps typically several nanometers tall, referred to as
“macrosteps.”69–71 These macrosteps are composed of paral-
lel alternations between exact (111) facets and vicinal (111)
surfaces.69,70 Proposed reasons for the step bunching include
an energetically stable vicinal (111) face as well as arsenic
desorption, which is a factor during high temperature
growth;69 high V/III ratios and moderate growth tempera-
tures can prevent step bunching.69,71
Smooth homoepitaxy of InP(111)B also requires a sub-
strate offcut. A study of growth by metalorganic vapor phase
epitaxy showed that faceted InP morphologies were
FIG. 11. (Color online) PL at 300 K for InGaAs(111)A grown under differ-
ent conditions. (a) PL spectra showing effect of Tg and V/III ratio. Fourier
transform filtering was applied to smooth spectra. Effect of (b) Tg and (c) V/
III ratio on integrated PL intensity (left-hand vertical axes) and FWHM
(right-hand vertical axes).
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unavoidable on exact substrates61 and that smoother surfaces
were possible using an offcut toward h211i than an offcut
toward h011i.61 Growth optimization of InP was also
reported by Hou and Tu for gas-source MBE for a 0.5 off-
cut toward h211i;89 note that this group and some others
refer to the h211i offcut direction as the nearest h011i, which
are equivalent tilt directions.90 They found that high Tg just
below the InP decomposition temperature and low V/III 1
produced featureless surfaces by Nomarski, while elongated
surface defects emerged if higher V/III ratios were used.89
Very few reports discuss InAlAs and InGaAs growth on
InP(111)B, though smooth surfaces have been obtained.91,92
A 1 offcut toward h211i was found to produce featureless
surfaces by Nomarski with favorable bulk and two-
dimensional electron gas mobilities, while a faceted surface
was observed for growth on exact substrates.91 However,
neither atomic-level surface characterization nor systematic
study of growth conditions on electrical or optical properties
for InAlAs and InGaAs have been reported. Similar to
GaAs(111)B, we have found that pronounced step bunching
occurs under a wide range of conditions, further necessitat-
ing careful growth optimization.
B. InP(111)B homoepitaxy
1. InP(111)B: Surface morphology
For our experiments, we begin with InP(111)B homoepi-
taxy, which, unlike the (111)A surfaces, provided a useful
initial buffer for subsequent ternary growth. Based on the
review of (111)B growth in Sec. IV A, we exclusively used
InP(111)B substrates with a 2 offcut toward h211i to pre-
vent faceting for all work in Sec. IV.
The InP(111)B deoxidation temperature must be carefully
controlled to prevent substrate decomposition. We used
5 106 Torr of P2 overpressure to desorb the native oxide
prior to InP growth at 0.26 lm/h. At a high deoxidation tem-
perature of 515 C, indium droplets appeared in Nomarski
due to InP decomposition [Fig. 13(a)]; this decomposition
was not evident using in situ RHEED monitoring, which
showed a bright, streaky (1 1) pattern throughout. Similar
defects were noted by Hou and Tu resulting from decompo-
sition at high temperature.89 Lowering the deoxidation tem-
perature to 495 C prevented droplet formation [Fig. 13(b)].
Further optimization of InP growth was not required
beyond the conditions reported by Hou and Tu,89 and we dem-
onstrated smooth InP(111)B growth at 475 C with a low V/III
of 6.4. The AFM image in Fig. 13(c) shows that after remov-
ing the native oxide at 495 C, these growth parameters result
in a very smooth surface with rms roughness of 0.23 nm across
a 225lm2 area. The striated appearance of the AFM image
resulted from closely spaced atomic steps due to the substrate
offcut, and no step-bunching was observed.
Despite the absence of lattice mismatch in InP homoepi-
taxy, X-TEM of InP(111)B under optimum growth condi-
tions showed a high density of dislocations at the initial
growth interface (Fig. 14); a layer of InAlAs was grown on
top of the InP buffer for study in Sec. IV C. We note that
InP(111)B wafers are not widely available, so the disloca-
tions may reflect the quality of the manufacturer’s substrate
surface preparation. Cleaning and etching of the substrate is
FIG. 12. (Color online) Comparison of InAlAs (200 nm), InGaAs (200 nm), and InAlAs/InGaAs (100 nm/50 nm) surface morphologies. Images in same col-
umn taken from same sample. For the InAlAs/InGaAs sample, InAlAs inherits the morphology of InGaAs at all length scales. (a)–(c): 50lm wide Nomarski
images, annotated with hillock densities. (d)–(f): 3lm wide AFM images (5 nm z-scale). (g)–(i): 1 1lm2 AFM images (5 nm z-scale), annotated with aver-
age terrace width. Rms roughness value averaged over 25lm2 between hillocks.
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recommended to improve the microstructural quality for
future work on InP(111)B. In addition, fine-tuning of the
deoxidation procedure may further reduce formation of
extended defects.
2. InP(111)B: Electrical properties
We performed Hall measurements on the InP(111)B
buffers to assess their electrical properties, finding all sam-
ples to be unintentionally n-type. A sample grown under
higher Tg and deoxidation temperatures of 515
C was too
resistive for measurement. These conditions exacerbate
InP decomposition, producing poor electrical properties.
Lowering Tg reduced the resistivity significantly, even
with decomposition still present from the 515 C deoxida-
tion. Growth at 490 C and V/III¼ 3.2 showed n0 of
9.8 1014 cm3 and ln of 1650 cm2/V s. Lowering Tg to
475 C and increasing the V/III to 6.4 lowered n0 to
5.3 1014 cm3 and increased ln to 2500 cm2/V s, consis-
tent with better material quality in a weaker decomposition
regime. However, lowering the desorption temperature
from 515 to 495 C impaired the electrical properties, pro-
ducing a high n0 of 1.9 1017 cm3 and a low ln of
850 cm2/V s, despite the prevention of surface decomposi-
tion. In contrast, InP(001) has a ln¼ 4000 cm2/V s for
n0¼ 1 1015 cm3,93 suggesting that further work is
needed to lower the dislocation density and reduce scatter-
ing in the InP(111)B epilayers.
A possible explanation is that the low deoxidation tem-
perature does not fully remove the surface oxide and con-
taminants from the as-received wafer. Researchers have
shown that the temperature window within which the native
oxide can be successfully removed from InP(001) spans
less than 10 C.94 Within this narrow range, the position at
which the Fermi level is pinned is extremely sensitive to
deoxidation temperature. Fine-tuning of the InP deoxida-
tion temperature and anneal time is therefore critical to
optimize electrical properties while avoiding substrate
decomposition.
3. InP(111)B: Photoluminescence
PL results from the InP(111)B buffer layers, measured at
300 K, are shown in Fig. 15. PL spectra for the bare, semi-
insulating InP(111)B substrates are also provided as a base-
line for intensity comparison, and in general, the homoepi-
taxial layers are expected to have higher integrated intensity
due to the unintentional n-type doping. Tg has a pronounced
effect on the PL intensity, such that the PL intensity reduces
by a factor of 8 as Tg was lowered from 515 to 475
C [Fig.
15(a)]. All samples in Fig. 15 showed some degree of InP
decomposition except for the 495 C sample in Fig. 15(c).
The stronger decomposition at the highest Tg likely increases
FIG. 14. (Color online) Bright field X-TEM of 100 nm homoepitaxial
InP(111)B buffer with 300 nm InAlAs on top. Defects nucleate from InP/
InP interface. g¼ 224 and a [110] imaging zone was used.
FIG. 13. (Color online) Effect of oxide desorption temperature on morphology
of 100 nm InP on InP(111)B. (a) and (b) Nomarski images showing formation
of indium droplets when deoxidation temperature is too high. Scale bars are
50lm. (c) AFM image (10 10lm2, 3 nm z-scale) of smooth InP(111)B
homoepitaxy using 495 C desorb condition (Inset: 1 1lm2 AFM image,
3 nm z-scale). Rms roughness is 0.23 nm averaged over 225lm2.
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the PL intensity due to higher n0 and increased light extrac-
tion due to surface roughening. Figure 15(b) shows that PL
intensity increased significantly at higher V/III ratio. Finally,
the effect of lower deoxidation temperature is shown in Fig.
15(c). The 495 C deoxidation condition is the only sample
without decomposition. However, the much stronger PL
intensity appears to be largely correlated to the much higher
n0 observed during Hall measurement. Growth conditions
had little effect on the emission linewidth. In all cases, the
FIG. 15. (Color online) PL at 300 K comparing InP(111)B buffers grown
under different conditions and bare semi-insulating InP(111)B substrate
(green traces). (a) Effect of Tg using V/III¼ 3.2 and 515 C deoxidation.
Spectrum for sample grown at 515 C scaled by 0.5 for comparison. (b)
Effect of V/III ratio with Tg¼ 475 and 515 C deoxidation. (c) Effect of
deoxidation temperature with Tg¼ 475 C and V/III¼ 6.4.
FIG. 16. (Color online) AFM images (15 15lm2, 10 nm z-scale) of
InAlAs(111)B, showing effect of Tg at V/III¼ 12 (Insets: 1 1lm2 AFM
images, 5 nm z-scale). Rms roughness values averaged over 225lm2 .
FIG. 17. (Color online) AFM images (15 15lm2, 10 nm z-scale) of
InAlAs grown on InP(111)B showing effect of V/III ratio at Tg¼ 540 C.
Rms roughness values averaged over 225lm2 .
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epitaxial InP films produced higher PL intensity and slightly
narrower linewidth than the InP(111)B substrate.
4. InP(111)B: Summary
We have produced smooth InP growth on offcut
InP(111)B substrates using a Tg of 475
C and a low V/III of
6.4. A low deoxidation temperature of 495 C is important to
prevent substrate decomposition. Low n0 and reasonable ln
values can be obtained near these conditions. However, fur-
ther adjustment of the deoxidation temperature as well as
improved substrate preparation is needed to remove defects
indicated by Hall measurement and TEM.
C. InAlAs on InP(111)B
1. InAlAs(111)B: Surface morphology
Here, we present our optimization of MBE conditions for
the growth of InAlAs on InP(111)B to achieve low surface
roughness, and good optical and electrical properties. Since
growth is performed on offcut substrates, the primary obsta-
cle to smooth growth is step bunching rather than hillock for-
mation, as discussed in Sec. IV A.
We removed the InP native oxide at 495 C before grow-
ing InAlAs on the InP(111)B surface. For some samples, a
100 nm InP buffer was grown prior to the InAlAs, but the
presence of the InP buffer was found to have no effect on
InAlAs growth trends. In either case, the InP is initially
capped with 5 nm InAlAs grown at 480 C to protect the InP
from decomposition during higher temperature growth.
Without this 5 nm InAlAs cap, growth of InAlAs above
480 C resulted in rough surfaces. Next, 200–500 nm of
InAlAs was deposited at 0.5 lm/h to study the effect of Tg
and V/III ratio on surface morphology. Across all growth
conditions studied, RHEED monitoring showed a (1 1)
streaky pattern for both InP and InAlAs surfaces, similar to
GaAs(111)B under certain growth conditions.95,96
Almost all InAlAs(111)B samples grown in this study
appeared smooth when viewed with Nomarski (not shown).
However, at the atomic scale it is clear that Tg strongly influ-
ences surface morphology (Fig. 16). Growth at Tg¼ 540 C
yielded a smooth surface with a prevalence of monolayer-
high steps [Fig. 16(a) inset], implying a step-flow growth
mode. Reducing Tg to 490
C resulted in the appearance of
tall step bunches on the surface [Fig. 16(b) inset]. Pits
formed where many step edges bunched together at a partic-
ular location (i.e., step pinning), and the depth of the pits
decreased with increasing Tg.
It is not possible to investigate whether InAlAs(111)B
surfaces improve further at even higher Tg. Five hundred and
forty degree Celsius is the hottest we can grow smooth
InAlAs before thermal decomposition occurs and indium
droplets appear. In addition, due to the high desorption rate
of indium at 540 C,97 the InAlAs composition is sensitive to
small temperature variations during growth. Thus the
InxAl1xAs composition in this study was found to vary
among samples from x¼ 0.514–0.532, as measured by x-ray
diffraction and PL.
InAlAs(111)B surface morphology is also very sensitive
to V/III ratio. Figure 17 shows AFM images of InAlAs
grown at Tg¼ 540 C with varying V/III. A clear optimum in
the InAlAs roughness lies at V/III¼ 10–12, corresponding to
rms roughnesses of 0.24–0.44 nm. At a higher V/III of 14,
FIG. 18. (Color online) PL at 300 K for InAlAs. (a) Comparison between
InAlAs grown on InP(001) and InP(111)B. (111)B sample contains a buried
3 ML GaAs layer for tensile nanostructure study, causing broad emission at
1.26 eV, as discussed elsewhere (Ref. 32). (b) Effect of V/III ratio on
InAlAs(111)B PL. (c) Effect of Tg on InAlAs(111)B PL. InP emission at
1.34 eV is also present in (b), since a 100 nm InP buffer was grown beneath
the InAlAs in this case.
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step bunches became larger and deeper, while at a lower
V/III of 6, small facets and pits covered the surface and the
RHEED became faint.
As a result of this buffer optimization, we were able to
obtain surfaces with atomic-scale smoothness at 540 C and
V/III 10 [Fig. 17(c)]. Small indentations in the sample sur-
face were still visible by AFM due to a slight tendency toward
step-bunching, but these features contribute very little to the
overall roughness. The 1 1lm2 inset to Fig. 16(a) (grown at
540 C, V/III¼ 12) shows closely spaced, parallel monolayer
steps running perpendicular to the [211] offcut direction (i.e.,
parallel to [011]). These monolayer steps are spaced 11 nm
apart, consistent with the 2 substrate offcut.
TEM of the optimized InAlAs(111)B buffers shows that
the lattice-matched InAlAs did not produce new defects
when grown atop an InP epilayer (Fig. 14). When InAlAs
was grown directly on the InP substrate (not shown), a simi-
lar density of dislocations was observed as that of the InP/
InP(111)B homoepitaxial interface in Fig. 14, supporting our
hypothesis that the dislocations originate from nonideal sub-
strate preparation, rather than the growth conditions.
2. InAlAs(111)B: Electrical properties
We performed Hall measurements to compare
InAlAs(111)B samples grown at 490 and 540 C. The
InAlAs(111)B surface was found to produce Ohmic contacts
after etching the native oxide, whereas contacts to InAlAs
on (001), (110), and (111)A surfaces could not be obtained,
due to rapid oxidation. Of the four orientations, only the
InAlAs(111)B surface is aluminum-free. We speculate that
the arsenic-terminated InAlAs(111)B surface hinders oxida-
tion of the buried aluminum, enabling Ohmic contact to
these samples. In addition to smoother surface morphology,
higher Tg was found to improve the electrical properties.
The InAlAs(111)B samples had ln values (n0 values) of
1100 cm2/V s (1.3 1016 cm3) and 3600 cm2/V s (4.0
 1015 cm3), for Tg of 490 and 540 C, respectively.
Unexpectedly, the sample with ln¼ 3600 cm2/V s suggests
that InAlAs(111)B could have higher ln than InAlAs(001);
for InAlAs(001), Ref. 98 reports ln¼ 1350 cm2/V s for
n0¼ 3.7 1015 cm3.
3. InAlAs(111)B: Photoluminescence
Optimized InAlAs(111)B exhibited strong 300 K PL,
with 40% the PL intensity of InAlAs(001) grown in the
same MBE system [Fig. 18(a)]. The weaker PL of
InAlAs(111)B compared to (001) is likely due to the high
density of extended defects that form at the initial growth
interface, which we attribute to the substrate preparation.
The PL intensity and linewidth of InAlAs(111)B was rel-
atively insensitive to the growth conditions investigated
[Figs. 18(b) and 18(c)]. Even though increasing the V/III
ratio from 12 to 14 significantly roughened the surface, the
PL intensity decreased only slightly. Lower Tg, which was
observed to produce large step bunches, also did not deterio-
rate the PL intensity. However, PL linewidth did correlate
with surface morphology, with broader linewidths measured
for the rougher samples grown with higher V/III of 14 and
lower Tg of 490
C. The surface roughening may play a role
in compositional inhomogeneity for InAlAs due to nonuni-
form adatom incorporation along the surface. As noted ear-
lier in this section, small variations in Tg slightly modulated
the InAlAs composition, and hence the PL peak position var-
ied from 1.42 to 1.47 eV.
4. InAlAs(111)B: Summary
InAlAs(111)B can be jointly optimized for surface rough-
ness, optical, and electrical properties, and we have shown
atomically smooth InAlAs(111)B surfaces with PL and elec-
trical quality comparable to InAlAs(001). Elsewhere, we
have shown that InAlAs(111)B grown under these condi-
tions makes a suitable buffer and barrier material for high
quality tensile GaAs(111)B quantum dashes with strong PL.9
Overall, our recommended growth conditions for
InAlAs(111)B are high Tg of 540
C and a narrow window
of V/III ratio of 10–12.
D. InGaAs on InP(111)B
1. InGaAs(111)B: Surface morphology
We investigated growth of InGaAs(111)B by depositing
200 nm on offcut InP(111)B substrates at 0.17lm/h, consis-
tent with other InGaAs samples in this study. As for
InAlAs(111)B growth, InGaAs(111)B maintains a (1 1)
streaky RHEED pattern for all tested conditions.
Both Tg and V/III ratio had similar effects on the mor-
phology of offcut InGaAs(111)B as offcut InAlAs(111)B.
From Nomarski images (Fig. 19), an overall improvement in
surface roughness with increasing Tg was observed. At the
low Tg of 350
C, a high density of kite-shaped features
FIG. 19. (Color online) (a)–(d) Nomarski images showing effect of Tg on
InGaAs(111)B morphology at V/III¼ 75. Insets: higher magnification
images of surface features, with 20 20lm2 area.
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appear, and with increasing Tg, these features changed shape
and decreased in density, disappearing almost entirely by
485 C. A low density of faint features remained on the sur-
face at Tg¼ 485 C, resembling oval-defects that often form
during the growth of buffers on (001) surfaces.
AFM imaging shows that higher Tg also suppressed step
bunching for InGaAs [Figs. 20(c) and 20(e)], just as it did
for InAlAs(111)B. At Tg 460 C, pronounced macrosteps
formed due to the merging of adjacent offcut steps into taller
steps. In contrast to InAlAs(111)B, the InGaAs macrosteps
were straight instead of wavy, and pit-shaped step-bunches
were not observed. The macrosteps roughened the atomic
surface significantly, and the rms roughness increased from
0.58 nm at 485 C to 1.49 nm at 400 C as step bunches
became more pronounced. However, the surface was also
roughened by elongated triangular features as Tg was
increased to 485 C. These features may indicate the onset of
faceting, as previously reported in (111)B growth.60,85–87
Optimization of the V/III ratio is also important for
smooth InGaAs(111)B growth, again similar to offcut
InAlAs(111)B. As we decreased V/III from 75 to 10 at
Tg¼ 485 C [Figs. 20(a)–20(c)], the triangular features
became less pronounced, and then disappeared. However, a
high density of pits emerged at V/III¼ 10, which was also
observed for InAlAs(111)B grown at lower V/III. The opti-
mal growth condition for surface smoothness lies between
V/III¼ 10–25, a slightly larger window than we observed
for InAlAs. In Nomarski, all samples were nearly featureless
at 485 C, independent of V/III ratio.
2. InGaAs(111)B: Electrical properties
Nominally undoped InGaAs(111)B exhibited an n-type
carrier background. Depending on growth conditions, we
measured n0 values ranging from 2 1016 to 1 1017 cm3,
with ln¼ 1300–4000 cm2/V s. V/III ratio had a strong effect
on electrical properties, where increasing V/III raised ln and
lowered n0 [Figs. 21(a) and 21(b)]. The inverse relationship
between ln and n0 suggests that ionized impurity scattering
is one of the factors limiting ln. The relationship between V/
III ratio and electrical properties is not monotonic, but
instead ln (n0) is lowest (highest) at V/III¼ 25 and improves
at both higher and lower V/III. However, atomic hills or pits
appear at high or low V/III ratios [Figs. 20(a)–20(c)], indi-
cating a small tradeoff between morphology and electrical
properties during V/III optimization.
Tg is an equally important variable with ln (n0) increasing
(reducing) with temperature [Figs. 21(c) and 21(d)]. Once
FIG. 20. (Color online) AFM images (15 15lm2, 5 nm z-scale) of InGaAs grown on offcut InP(111)B, showing effect of Tg and V/III ratio on morphology
(Insets: 1 1 lm2 AFM images, 3 nm z-scale). Rms roughness values averaged over 225lm2 .
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again, conditions that produced low n0 also yielded high ln,
confirming the role of ionized impurity scattering. Similar to
the V/III trend, the improvement was not monotonic, but
some degradation was observed for a moderate Tg of 460
C.
As before, the electrical quality was correlated with higher
surface roughness, for reasons not currently understood.
Overall improvement in ln at high Tg was also found by Yeo
et al., who reported Si-doped InGaAs(111)B with ln as high
as 5100 cm2/V s for Tg of 550
C.91 We note that these val-
ues are still below the 8000–10 000 cm2/V s observed for
InGaAs(001) in this electron density range,84 indicating sig-
nificant scattering. This increased carrier scattering in
InGaAs and InP growth on (111)B is likely linked to the
high dislocation densities originating from the initial growth
interface (Fig. 14).
3. InGaAs(111)B: Photoluminescence
The effect of Tg on the InGaAs(111)B PL is shown in
Fig. 22(a). For all InGaAs(111)B samples observed, line-
widths decreased under conditions where PL intensity
increased. PL intensity [Fig. 22(b)] and linewidth [Fig.
22(c)] are optimized at Tg 460 C and V/III 25, respec-
tively, growth conditions that correspond to samples with
lowest surface roughness. An increase in linewidth with sur-
face roughness suggests that rougher surfaces have spatially
nonuniform incorporation of indium and gallium adatoms. In
some quaternary alloys, small adjustments in the surface ori-
entation can significantly change the alloy composition,99,100
which can lead to compositional nonuniformity for rough
surfaces. Comparing the PL in Fig. 22 to the Hall data in
Fig. 21, PL intensity and n0 are closely correlated. This indi-
cates that the higher PL intensity at 460 C is largely due to
a faster radiative recombination due to higher n0 and is less
strongly related to material quality.
A similar assessment applies to the PL trend with V/III
ratio where again, the optimum PL corresponded to the V/III
condition that yielded the smoothest surface. At V/III¼ 25,
both surface pits and faceting were avoided, which may lead
to narrower linewidths due to better compositional unifor-
mity.99,100 PL intensity and n0 were closely correlated across
V/III ratios (Figs. 21 and 22). As we increased V/III from 25
to 75, PL intensity decreased due to reduced n0, even though
material quality appears to be higher, based on higher ln
(Fig. 21).
4. InGaAs(111)B: Summary
In this section we have shown that the optimization of
offcut InGaAs(111)B morphology follows a similar trend to
that of offcut InAlAs(111)B. For InGaAs, moderate Tg of
460 C and V/III ratio of 25 are needed to minimize sur-
face roughness. A minimum rms roughness of 0.66 nm was
obtained in InGaAs, which is somewhat higher than the
0.24 nm rms roughness achieved in InAlAs. The ln of
InGaAs(111)B has not reached the level of InGaAs(001)
growth, but further improvements should be possible based
on the observed trends. To optimize electrical transport prop-
erties, we recommend high Tg (485 C) and V/III ratios
(75). InGaAs PL intensity varies primarily due to n0, while
FIG. 21. Effect of V/III ratio on (a) n0 and (b) ln of InGaAs(111)B samples grown at 485 C. Effect of Tg on (c) n0 and (d) ln of InGaAs(111)B samples grown
at V/III¼ 75. Hall measurements done at 300 K.
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the PL linewidth appears to correlate with surface smooth-
ness. As a result, an acceptable compromise between the
smoothness of InGaAs(111)B and its electrical and optical
properties can be made, even though individually each prop-
erty is optimized at different areas of the parameter space.
Overall, our recommended growth conditions for
InGaAs(111)B are Tg¼ 485 C and V/III ratio¼ 75.
V. GROWTH ON InP (110)
A. Review of growth on (110) surfaces
Previous work on (110) growth has primarily focused on
GaAs homoepitaxy, although some studies exist for InGaAs,
InAlAs, and other III–Vs. Early studies found that rough sur-
faces with elongated, faceted hillocks were formed under a
wide range of Tg, V/III ratios, and growth rates.
62,63 At the
low V/III ratios typical for (001) growth, metal droplets
formed on the (110) surface, indicating a low sticking coeffi-
cient for arsenic.63 Consistent with the poor morphology,
carrier mobilities were very low and PL emission was domi-
nated by defect levels.62,63
Analysis of the hillocks created during on-axis
GaAs(001) growth showed that they are elongated along
[001] with a prominent (111)A facet.101 The problem of hil-
locks was thus resolved by using an offcut 6 toward the
(111)A facet.68 Subsequently, the same offcut technique has
been used to achieve smooth InGaAs, InAlAs, InGaAsP, and
InP on InP(110).38,64,102,103
For growth on exact (110) surfaces, Zhou et al. reported
that by using relatively low growth rate, high V/III ratio, and
low Tg of 470–500
C, they could create AlGaAs/GaAs(110)
heterostructures with sufficiently good interface quality to
form a high ln 2D electron gas (2DEG).
104 Pfeiffer et al.
subsequently confirmed that similar growth conditions pro-
duced smooth surfaces, and demonstrated a 2DEG with very
high ln via growth on a cleaved (110) wafer edge.
105,106
Wassermeier et al. later investigated GaAs(110) growth
trends by AFM, and eliminated hillocks using elevated V/III
ratio and reduced growth rate to produce atomically smooth
surfaces with step-flow growth.107
In contrast, InGaAs and InAlAs growth on exact InP(110)
have received little study. Brown et al. found that smooth
InGaAs and InAlAs could only be formed using an
extremely low temperature of 300 C and a high V/III of
80.64 Yasuda et al. confirmed this trend for InAlAs(110),
showing the formation of large, triangular hillocks above
this temperature.38 In this section, we present a brief study
of InAlAs(110), followed by a detailed growth parameter
study of InGaAs(110).
B. InP(110) homoepitaxy
The development of homoepitaxial, on-axis InP(110) buf-
fers may promote the growth of smooth InAlAs(110) and
InGaAs(110) epilayers. InP(110) could not be experimen-
tally investigated by our group however, due to equipment
problems. Previous work on InP(110) growth on exact sub-
strates shows a highly faceted surface,102,103 consistent with
the growth of other (110) III–Vs (Sec. V A). Bhat et al.
showed by MOCVD that specular surfaces nearly free of
defects can be obtained for a 3 offcut toward (111)A or
(111)B, and they suggest that further improvement is possi-
ble with a higher offcut.102 Mitsuhara et al. confirmed this
result for chemical beam epitaxy growth, and found gradual
improvement in the surface morphology with offcut angle up
to 6.103 Smooth growth of GaAs(110) as well as
InGaAs(110) and InAlAs(110) can be achieved using very
FIG. 22. (Color online) PL at 300 K for InGaAs(111)B grown under differ-
ent conditions. (a) PL spectra showing effect of Tg. Effect of (b) Tg and (c)
V/III ratio on integrated PL intensity (left-hand vertical axes) and FWHM
(right-hand vertical axes).
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low Tg and high V/III ratios (Secs. V A, V C, and V D), and a
similar strategy may be applicable to the growth of InP(110)
buffers in future work.
C. InAlAs on InP(110)
1. InAlAs(110): Surface morphology
Following the work of Brown et al., we utilized a low Tg of
280 C and high V/III ratio of 80 to achieve smooth InAlAs
growth on InP(110) substrates.64 Following desorption of the
native oxide from the InP substrate at 500 C under As4, we
deposited 200 nm of InAlAs at 0.5lm/h. During each InAlAs
growth, a streaky (1 1) RHEED pattern was observed. This
compares well with the (1 1) pattern reported for pristine
GaAs(110) surfaces (before growth) where surface atoms are
displaced, yet retain the (1 1) periodicity.108–110 Other recon-
structions for growth of III–Vs on (110) surfaces have not
been reported to our knowledge.
Nomarski images confirmed that the InAlAs(110) surface
was smooth and featureless (not shown), while AFM images
showed a smooth surface with 0.35 nm rms over a
15 15 lm2 area (Fig. 23). The absence of faceted hillocks
is consistent with previous reports that high V/III and low Tg
promote a smooth (110) surface.64,104,106 The atomic surface
morphology was disordered, and defined neither by step-
flow growth nor clear indications of 2D islanding. In addi-
tion, small pits were visible in the 1 1 lm2 image [Fig.
23(a) inset] that are 1.0–1.5 nm deep. We attribute this mor-
phology to the use of a low Tg that prevents adatoms from
diffusing to their lowest energy sites and forming clear terra-
ces. We attempted to smooth the InAlAs(110) further using
annealing at 500 C under As4, based on a report by Yoshita
et al.,111 but rms roughness was unchanged [Fig. 23(b)].
While the use of low Tg produces an atomically smooth
surface, the microstructure suffers from a high density of
stacking faults (SFs) that emerge from the InAlAs/InP
growth interface (Fig. 24). A high SF density was also
observed for InAlAs(110) in Ref. 38 under similar condi-
tions. We have confirmed by XRD that the InAlAs composi-
tion is nearly lattice-matched to InP, so the SF nucleation is
not induced by the lattice mismatch. To prevent SF forma-
tion, we suggest that the process by which InAlAs growth is
initiated could be optimized.
2. InAlAs(110): Photoluminescence
PL for the annealed and nonannealed InAlAs(110) sam-
ples at 77 K is shown in Fig. 25. The nonannealed sample
FIG. 23. (Color online) AFM images (10 10 lm2, 3 nm z-scale) of InAlAs
on InP(110) (Insets: 1 1 lm2 AFM images, 3 nm z-scale). For both (a) and
(b), InAlAs was grown at 280 C with V/III¼ 80. Sample in (b) was
annealed for 15 min at 500 C after growth. Rms roughness value averaged
over 225lm2 .
FIG. 24. Bright field X-TEM of InAlAs grown on InP(110). GaAs QDs
embedded 100 nm from the InAlAs surface are described elsewhere (Ref.
30). Stacking faults nucleate at the InAlAs/InP interface. A threading dislo-
cation (TD) is also visible on the right side of the image. Horizontal contrast
bands are from bending of the sample. g¼ 220 and a h110i imaging zone
was used.
FIG. 25. (Color online) PL at 77 K for InAlAs/InP(110) samples. PL spectra
are normalized to the height of the InP peak, and offset vertically for clarity.
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has an emission peak at 1.47 eV, with a FWHM of 48 meV.
PL from the annealed sample was red-shifted to 1.39 eV
(overlapping the InP peak). The group-III composition from
XRD was found to be 51.2% indium in both samples, so the
expected bandgap at 77 K is 1.54 eV. The 1.47 eV peak for
low-Tg InAlAs is consistent with the report by Brown et al.,
who attributed the reduction in emission energy to a defect-
assisted transition.64 The reason for the redshift of the InAlAs
PL after annealing is not currently understood. However,
Ohbu et al. observed a similar effect in low-Tg GaAs, where
high temperature annealing extinguished the near-band edge
emission, while creating new luminescent defect levels.112 It is
also possible that the InAlAs PL has been quenched by the
anneal, while the shoulder on the InP peak results from a new
defect-assisted transition near the InP-InAlAs interface.
The presence of defect levels within the InAlAs is not
surprising, given that the low Tg required for smooth growth
also promotes incorporation of excess As and other point
defects.113 The PL of both InAlAs(110) samples is much
weaker than typical for InAlAs(001) (not shown). The rela-
tively weak InAlAs(110) PL suggests that point and
extended defects in the buffer contribute significantly to non-
radiative recombination. Increasing Tg regime is clearly
desirable, to mitigate point defects and improve the optical
properties. However, our attempts to increase Tg to 320
C
led to the creation of hillocks on the surface, similar to the
case of InGaAs(110) discussed below.
3. InAlAs(110): Summary
The growth of smooth InAlAs on InP(110) is possible
using low Tg and high V/III, although defects from stacking
faults and excess arsenic impair the optical quality. Overall,
our recommended growth conditions for InAlAs(110) follow
Brown et al.: Tg¼ 280 C and V/III ratio¼ 80.64 However,
this recommendation is tentative, since substantial improve-
ments are needed to improve the radiative efficiency.
FIG. 26. (Color online) (a)–(d) Nomarski images (50 50lm2) of InGaAs
on InP(110) showing effect of Tg on morphology at V/III¼ 75. Hillocks
are present on all samples, but have low contrast at 280 C due to their
small size.
FIG. 27. (Color online) (a)–(c) AFM images (15 15 lm2, 15 nm z-scale)
of InGaAs(110) showing effect of V/III ratio at Tg¼ 280 C (Insets:
1 1 lm2 AFM images, 5 nm z-scale). Rms roughness values averaged over
225lm2 .
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D. InGaAs on InP(110)
1. InGaAs(110): Surface morphology
We studied the effect of growth conditions for 200 nm
InGaAs(110) grown at 0.17 lm/h. For a fixed V/III¼ 75, the
effect of Tg on surface morphology is shown by the
Nomarski images in Fig. 26. A high density of trapezoidal
hillocks appeared at all Tg, increasing in size and decreasing
in density as Tg was increased. The effect of Tg on
InGaAs(110) morphology in Fig. 26 is very similar to the
trend noted by Yasuda et al. for InAlAs(110);38 very low Tg
is required to eliminate hillock formation. However, even at
280 C, faint hillocks can still be seen by Nomarski, albeit
with weak contrast [Fig. 26(d)]. We conclude therefore that
InGaAs requires even lower Tg than InAlAs to achieve
smooth growth. The high mobility of Ga adatoms means that
even lower Tg is required to prevent their incorporation into
hillocks. As for InAlAs(110), we observed a streaky RHEED
(1 1) pattern for InGaAs(110) growths at 280 C.
The faceted hillocks on both InGaAs(110) and
InAlAs(110)38 exhibit trapezoidal/nearly triangular geome-
try over a wide range of Tg. The hillocks have mirror sym-
metry along the in-plane [001] direction, as reported for
GaAs(110) buffers.101 For InGaAs and InAlAs, the asym-
metric morphology is indicative of different adatom incorpo-
ration rates on different hillock facets, similar to
GaAs(110).101 The formation of facets indicates that the
(110) surface is less energetically stable than the new facets
that emerge. Our results suggest that suppressing adatom
diffusion kinetics through the use of low Tg prevents ada-
toms from incorporating into hillocks.
The influence of V/III ratio on InGaAs(110) morphology
is shown in Fig. 27 for samples grown at Tg¼ 280 C; the
sample at V/III¼ 75 is the same as in Fig. 26(d). Small hil-
locks and hillock pairs clearly remain for all V/III ratios up
to 75. The presence and morphology of hillocks on
GaAs(110) have been attributed to asymmetric adatom incor-
poration along the [001] direction,101 which may also produce
the hillock pairs observed here. Hillock size and density both
decreased with increasing V/III, disappearing entirely at V/
III¼ 195 and yielding a smooth surface with a 15 15lm2
rms roughness of 0.35 nm. Elevated V/III thus has the same
effect as reduced Tg, where lower adatom mobility prevents
adatom incorporation into faceted hillock structures.
Although low Tg and high V/III ratio promote smooth
InGaAs and InAlAs(110) growth, these conditions also cre-
ate point defects that degrade the optical and electrical prop-
erties, as discussed below. We thus attempted to increase Tg
of the InGaAs(110) to 320 C, while maintaining a high V/
III of 195 (not shown). Hillocks formed once again, with
size and density similar to that of Fig. 27(b). We conclude
that low Tg is essential for smooth InGaAs and InAlAs buffer
growth on (110) surfaces.
2. InGaAs(110): Electrical properties
The effects of Tg and V/III ratio on n0 are shown in Figs.
28(a) and 28(c). InGaAs(110) samples grown with
Tg> 350
C were too resistive to measure, and all other
FIG. 28. (Color online) Effect of V/III ratio on (a) n0 and (b) ln of InGaAs(110) samples grown at 280 C. Effect of Tg on (c) n0 and (d) ln of InGaAs(110)
samples grown at V/III of 75 and 195. Hall measurements done at 300 K.
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samples were unintentionally n-type. Tg strongly affects n0
values [Fig. 28(c)], raising n0 from 1 1015 to 4 1016 cm3
as Tg was reduced from 350 to 280
C, for V/III¼ 75.
Similar trends in n0 values have been reported for (001)-ori-
ented III–Vs grown in this low Tg range, including GaAs
(Ref. 114) and InGaAs.115 As Tg is reduced, the arsenic
desorption rate falls, allowing a higher amount of arsenic to
incorporate into the crystal than normally allowed by stoichi-
ometry. Excess arsenic creates antisite defects (AsGa),
114
occupying cation sites in the crystal lattice and thereby func-
tioning as electron donors.116 The density of AsGa defects
increases, and hence n0 in the InGaAs increases at lower
Tg.
114 We observed a similar increase in n0 for InGaAs(110)
when V/III ratio was increased, as shown in Fig. 28(a). For
samples at 280 C, increasing V/III from 25 to 195 increased
n0 from 1 1016 to 2 1017 cm3. This behavior is again
consistent with elevated levels of AsGa antisite defects in the
crystal as a result of the higher As4 overpressure.
The effect of growth parameters on ln is shown in Figs.
28(b) and 28(d) for samples grown at 280 C. As V/III ratio
was increased we observed a monotonic decrease in ln,
which is likely caused by impurity and Coulomb scattering
from elevated levels of AsGa. Charged and neutral states of
AsGa are typically present after low temperature growth,
114
and both contribute to electron scattering.
The effect of Tg on ln is more complex, such that the Tg
trend depends on V/III ratio. At V/III¼ 195, ln increases with
increasing Tg, while for V/III¼ 75, ln decreases with Tg. For
V/III¼ 195, the improvement in ln with Tg corresponds to the
observed decrease in n0 shown in Figs. 28(c) and 28(d). This
can be explained by a reduction in impurity scattering from
charged AsGa, since AsGa concentration decreases with
increasing Tg.
114,115 The unexpected ln trend at V/III¼ 75 is
difficult to elucidate, but may be related to hillocks that
become larger at lower V/III. Christou et al. have shown that
antiphase domains can cause rough InAlAs/InGaAs(110) sur-
faces.117 Roughening and defects associated with the hillocks
are scattering sources that may reduce ln, but further work is
needed to confirm this hypothesis. We note that the sample
grown at 400 C and V/III¼ 75 was too resistive for Hall mea-
surement, which could be caused by further degradation in ln
as larger hillocks form. In summary, the electrical properties
of InGaAs(110) are influenced by a combination of factors
including arsenic antisite defects, and possibly hillocks.
Overall, the lowest n0 value for InGaAs(110) was achieved
under the lowest V/III (25) and the highest Tg (350 C)
conditions explored in this study. Meanwhile, the best ln val-
ues were obtained at higher Tg (320
C) and high V/III to mini-
mize AsGa, or low Tg (280
C) and low V/III, where hillocks
play a weaker role. Under these guidelines, ln 6500 cm2/V s
and n0 1 1016 cm3 were obtained in this work; these are
the highest ln values obtained in the present work, but still
substantially lower than achieved on the (001) surface.84
3. InGaAs(110): Photoluminescence
InGaAs(110) PL is sensitive to Tg and V/III ratio as
shown in Fig. 29. As in the case of InAlAs(110),
InGaAs(110) PL is weak at 300 K, so we performed meas-
urements at 77 K. Since PL intensities were affected by sam-
ple positioning in the cryostat, the spectra in Fig. 29(a) are
normalized. All InGaAs samples show a primary PL peak at
790–810 meV, while additional, low-energy peaks emerge
for samples grown at higher Tg [Fig. 29(a)]. Our PL meas-
urements agree with the calculated band gap of 804 meV for
lattice-matched InGaAs at 77 K. Unlike InAlAs(110),64 the
InGaAs(110) emission appears less susceptible to shallow
luminescent defects formed during low temperature growth.
At V/III¼ 75, as Tg was raised from 280 to 350 C a new
peak emerges at 763 meV, and at 420 C, another peak at
FIG. 29. (Color online) PL at 77 K for InGaAs(110) grown under different
conditions. (a) PL spectra of representative samples. Effect of (b) Tg and (c)
V/III ratio on PL FWHM.
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730 meV is also present. At these higher temperatures,
excess-arsenic incorporation in InGaAs is greatly miti-
gated,115 suggesting that the new peaks are not arsenic-
related defects. These peaks instead form concurrently with
large faceted hillocks on the InGaAs(110) surface. Facet-
dependent incorporation rates have been observed for a num-
ber of materials including GaAs,118,119 InGaN,120 and
InGaAsP.99,100 For the latter two materials, different incor-
poration rates of each atomic species produce orientation-
dependent alloy compositions. Similarly, for InGaAs(110),
indium and gallium are likely to incorporate at different rates
on different facets, leading to the appearance of the addi-
tional PL peaks. Note that the increase in the PL linewidth
with Tg is also consistent with increased compositional
nonuniformity.
The effects of growth conditions on PL linewidth are
shown in Figs. 29(b) and 29(c). In Fig. 29(b), a strong
increase in FWHM is associated with increasing Tg, reflect-
ing the formation of multiple PL peaks as hillocks emerged.
The V/III trend in Fig. 29(c) shows that higher V/III ratios
are needed to maintain lower linewidths. In this case, sepa-
rate peaks were not discernable in the spectra (not shown),
but small hillocks were present at V/III¼ 25 that could be
responsible for broadening the linewidth. Thus, the low Tg
and high V/III conditions corresponding to smooth surfaces
are also most favorable for narrowing PL linewidths.
4. InGaAs(110): Summary
In summary, InGaAs on InP(110) requires very low Tg
(280 C) and very high V/III ratios (200) to form smooth
surfaces. Electrical properties can be improved outside of
this growth window, but only at the cost of hillock forma-
tion. The highest ln and n0 values were observed at low V/
III 25 with Tg¼ 280 C, or at high V/III 195 with
Tg¼ 320 C. These characteristics appear to be influenced by
AsGa incorporation as well as hillock formation. The narrow-
est PL linewidths were achieved at conditions that promoted
smooth morphologies. At present the morphological, electri-
cal and optical properties of InGaAs(110) cannot be simulta-
neously optimized, and the choice of growth conditions must
therefore be informed by the desired application for the
material.
VI. EFFECT OF SURFACE ORIENTATION ON
GROWTH PARAMETERS
In this section, we compare trends in material properties
across different surface orientations. We compare our exper-
imental results for InAlAs and InGaAs to previous GaAs
results found in the literature (from Secs. III A, IV A, and
V A). We present parameter space maps as a roadmap to the
optimal growth conditions for InAlAs, InGaAs and GaAs on
(111)A, (111)B, and (110) surface orientations.
A. Effects of surface orientation on surface
morphology
Surface orientation and substrate offcut directly determine
the dominant type of morphological defects that form during
growth and also dictate the best strategy for mitigating these
defects. For a given surface orientation, the morphological
features observed are very similar for InAlAs, InGaAs, and
GaAs. GaAs homoepitaxy on exact (111)A, (111)B, and
(110) surfaces results in hillocks that share the symmetry of
the crystal lattice, as discussed in Secs. III A, IV A, and V A.
GaAs(110) forms hillocks elongated along [001], reflecting
the twofold surface symmetry, while the hillocks for
GaAs(111)B and (111)A are threefold symmetric.73,85
Hillocks on GaAs(111)B are broader and shorter than those
on GaAs(111)A, since the former hillocks are composed of
vicinal surfaces.85 The major surface features observed for
InAlAs and InGaAs in this work are reviewed in Fig. 30. The
InAlAs(111)B and InGaAs(111)B morphologies are notably
free from hillocks as a direct result of the 2 substrate offcut.
Instead, the (111)B surfaces are dominated by closely spaced
FIG. 30. (Color online) AFM images (15 15lm2, 15 nm z-scale) highlighting
major surface features for InAlAs and InGaAs buffers grown on (a) (111)A, (b)
(111)B, and (c) (110) InP surfaces (Insets: 1 1lm2, 5 nm z-scale).
010801-24 Yerino et al.: MBE of lattice-matched InAlAs and InGaAs layers 010801-24
J. Vac. Sci. Technol. B, Vol. 35, No. 1, Jan/Feb 2017
offcut steps, which can group together into larger morphologi-
cal defects such as step-bunched pits and macrosteps.
Figure 31 shows the optimal growth windows to achieve
smooth surfaces for InAlAs, InGaAs and GaAs for each of
the low index surfaces discussed in this work. The darker
shaded areas indicate conditions where the surface is smooth-
est. Smooth GaAs (001) homoepitaxy is possible across a
wide range of temperatures and V/III ratios. In contrast, the
growth windows for other materials are typically much nar-
rower, outside of which we see surface roughening and crys-
talline defects.121,122 Note that the GaAs temperature range
extends to higher values than InAlAs and InGaAs for some
surface orientations. These high temperature ranges are not
compatible with indium containing compounds due to their
lower decomposition temperature of 550 C. Turning to
non-(001) surfaces, the optimal growth conditions have a lim-
ited range for most materials and generally do not overlap for
the different surface orientations. As a result, ideal growth
conditions for (001) surfaces often make poor starting points
for investigating growth on (110) or (111) surfaces.
Crystallographic orientation plays a prominent role in
determining the influence of growth conditions on morphol-
ogy, while the material itself (e.g., InGaAs versus InAlAs)
plays a lesser role. The three non-(001) substrate orientations
each require a different growth strategy to achieve a smooth
surface. For most (110) and (111)A materials discussed in
this work, hillocks increase in size and decrease in density as
adatom diffusion length increases. In these cases, the two
limiting approaches for achieving surface smoothness are (1)
to lower adatom mobility until hillocks shrink to zero size;
or (2) to raise adatom mobility to increase the spacing
between the hillocks as much as possible.
1. Growth on (111)A
For (111)A growth, low adatom mobility conditions fail to
smooth the surface for some materials because either new sur-
face defects form (InAlAs) or because the hillocks do not reach
zero size (InGaAs). Therefore we recommend adopting a high
adatom mobility strategy that uses high Tg to lower the hillock
density as much as possible. In contrast, GaAs(111)A can be
grown using low adatom mobility conditions, since morpho-
logical problems were not observed at low Tg.
59 Between
InAlAs and InGaAs, V/III ratio plays a much different role.
Smooth InGaAs(111)A requires lower V/III, consistent with
raising adatom mobility to remove hillocks. InAlAs(111)A
requires higher V/III ratios to smooth the surface, a trend that
suggests it behaves more like GaAs(111)A, in which hillocks
are associated with the low arsenic sticking coefficient.59
The (111)A surfaces of InAlAs and InGaAs have the addi-
tional complexity of atomic wedding cakes that arise from the
nucleation of 2D islands. GaAs(111)A differs from InAlAs and
InGaAs in this respect, since wedding cakes are not observed
near the ideal GaAs growth conditions.27 For InAlAs and
InGaAs, growth conditions that reduce the occurrence of wed-
ding cakes, presumably by reducing the 2D nucleation rate,
include high Tg and high V/III ratio. This trend nearly overlaps
the strategy for hillock reduction in these ternaries, though in
FIG. 31. (Color online) Growth windows for optimizing surface morphology
of (a) InAlAs, (b) InGaAs, and (c) GaAs on different surface orientations.
Contours of increasing intensity show how growth conditions improve sur-
face roughness. In (c), parameters for optimal GaAs on different surfaces
are taken from references cited in Secs. III A, IV A, and V A.
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the case of InGaAs(111)A, V/III ratio requires a slight tradeoff
between hillock density and wedding cake roughness.
2. Growth on (111)B
The use of offcut InP(111)B substrates in this work for
InGaAs and InAlAs growth changes the relationship
between morphology and growth conditions compared to on-
axis substrates. Little is understood about the smoothening
and roughening mechanisms of offcut (111)B, so we can
only comment on empirical trends observed during growth
optimization. For InAlAs(111)B and InGaAs(111)B, high Tg
is required to avoid step bunching, while in contrast, high Tg
causes step bunching for offcut GaAs(111)B.69 However, the
effect of lower Tg on offcut GaAs(111)B has not been
reported, and this approach could potentially exhibit similar-
ities with InAlAs and InGaAs(111)B. In addition, the ternary
(111)B materials show different forms of roughening for low
or high V/III extremes. InAlAs and InGaAs both form pits at
low V/III, and facets appear at high V/III. Literature reports
suggest that GaAs(111)B is less sensitive to high V/III than
the ternaries studied here.69
3. Growth on (110)
For (110) growth, high adatom mobility is less desirable
because of the large hillock size and density observed at
higher Tg. Thus, for all materials grown on (110) in Fig. 31,
a low adatom mobility approach is preferred where low Tg
FIG. 33. (Color online) Growth windows for InGaAs ln on (a) (111)A, (b)
(111)B, and (c) (110) InP. Contours of increasing intensity show how
growth conditions improve ln. Hall measurements done at 300 K.
FIG. 32. (Color online) Effect of (a) V/III ratio and (b) Tg on n0 for InGaAs
grown on InP(111)A, offcut (111)B, and (110). Hall measurements done
at 300 K.
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and high V/III ratio are used to minimize hillock size. The
temperature required to smooth InAlAs and InGaAs
(300 C) is much lower than required for GaAs
(470–500 C),104,106 which is a function of the higher surface
diffusivity of indium adatoms compared to gallium.
B. Effects of surface orientation on electrical
properties
With the exception of InAlAs(111)B, electrical measure-
ments on InAlAs films were not possible. As a result, the dis-
cussion here is limited to InGaAs growth. The effect of
surface orientation on the electrical properties of InGaAs is
independent of the surface orientation to some extent (Figs.
32 and 33). First, all InGaAs samples measured were unin-
tentionally n-type, regardless of surface orientation; an n-
type background is also the norm for In-containing III–V
semiconductors on (001) surfaces. Though we have not fully
optimized conditions for electrical properties, ln values
obtained for non-(001) growth are reasonably high at
4000–6500 cm2/V s, where ln, (110)> ln, (111)A> ln, (111)B.
n0 varies greatly depending on surface orientation and
growth conditions as shown in Fig. 32. The InGaAs(111)A
epilayers exhibited the lowest n0 of 4 1014 cm3 (Fig. 32),
a value that is comparable to typical MBE-grown
GaAs(001).123 InGaAs(110) and (111)B had significantly
higher n0 6  1015 cm3. Trends in ln as a function of Tg,
V/III ratio, and surface orientation are shown in Fig. 33.
Similar growth conditions were found to optimize ln for
InGaAs(111)A and (111)B, namely high Tg and high V/III
ratio. For both (111) surfaces, these conditions corresponded
to lower n0 (Fig. 32), indicating that reduced charged impurity
scattering plays a role. In the case of InGaAs(111)A, improved
ln also corresponded to reduced hillock density. Though we
have not fully optimized conditions for electrical properties,
ln values obtained for non-(001) growth are reasonably high
at 4000–6500 cm2/V s, where ln, (110)> ln,(111)A> ln, (111)B.
However, ln values of 6000–10 000 cm
2/V s are typical for
InGaAs(001) at similar carrier concentrations, suggesting
that electron scattering is higher in non-(001) InGaAs.124
Further optimization of growth conditions and crystal quality
should improve the ln values on each surface.
Hillocks on the (111)A surface produce substantial rough-
ness and also contain high densities of crystallographic
defects, making their elimination crucial to achieving high
ln. In contrast, InGaAs(111)B surface roughness does not
change dramatically with growth conditions, so surface mor-
phology is less of a consideration for electrical properties.
For InGaAs(110), Fig. 33 shows that much lower Tg is
required for high ln than on the (111) surfaces. Low Tg is
essential for smoothing the (110) surface (see Fig. 31), which
reduces surface scattering and avoids crystallographic defects
associated with the hillocks. However, the optimum point in
Fig. 33(c) lies at slightly higher Tg and lower V/III ratio than
the InGaAs(110) morphology optimum in Fig. 31. At very low
Tg and high V/III ratios, high densities of arsenic-related
defects appear that also degrade ln.
114,115 Figure 32 illustrates
the remarkable increase in n0 as Tg was lowered from 320 to
280 C, corresponding to the incorporation of arsenic antisite
defects.114,115 Therefore, the extreme conditions that smooth
the morphology do not necessarily improve the electrical prop-
erties, and some compromise must be made between the two.
FIG. 34. (Color online) Growth windows for highest PL intensities for (a)
InGaAs(111)A and (b) InGaAs(111)B. Contours of increasing intensity
show how growth conditions increase PL intensity.
FIG. 35. (Color online) PL spectra at 300 K of brightest InGaAs layers
grown here on InP(111)B, (111)A, and (110).
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C. Effects of surface orientation on
photoluminescence
PL from InAlAs (111)A and (111)B were relatively
insensitive to growth conditions, while PL from
InAlAs(110) was weak and dominated by defects; it is
worthwhile to mention that InAlAs(111)B exhibited inte-
grated intensity 40% of InAlAs(001). No strong trends
were noted for InAlAs PL, and thus, as in Sec. VI C, we
focus our discussion on InGaAs growth.
PL linewidths on (110), (111)A, and (111)B generally nar-
rowed as the surface became smoother, which suggests that
the uniformity of indium and gallium incorporation is associ-
ated with surface roughness. For (111)A and (111)B samples,
PL linewidth was found to reduce with increasing PL inten-
sity, such that both PL attributes improved simultaneously.
The effect of growth parameters on PL intensity at 300 K
for InGaAs (111)B and (111)A is shown in Fig. 34; the low
signal-to-noise ratio for PL of InGaAs(110) at 300 K prevented
a meaningful analysis for this orientation. Similar to the mor-
phology trends, PL intensity varied significantly with surface
orientation. InGaAs(111)A required a higher Tg to optimize
PL (510 C) than InGaAs(111)B (460 C). For (111)A,
high Tg corresponded to low hillock densities and higher ln for
InGaAs, both of which provide evidence for higher crystalline
quality. In contrast, the moderate Tg used to increase the PL
intensity of InGaAs(111)B in Fig. 34(b) corresponded to ele-
vated n0 levels in Fig. 32. Thus, when interpreting PL intensi-
ties, it is important to consider the fact that higher n0 increases
the radiative recombination rate. InGaAs(111)A is influenced
by n0 to a weaker extent, in that the high V/III used to improve
the PL also slightly increased the n0 level. However, the Tg
trend for InGaAs(111)A is not related to n0 and instead indi-
cates improvement in optical quality.
We compare the PL spectra of InGaAs (111)A, (111)B, and
(110) in Fig. 35. The PL intensity of InGaAs(111)B is the
strongest, four times more intense than that of InGaAs(111)A
and nearly 20 stronger than InGaAs(110). That PL from
InGaAs(111)B is stronger than InGaAs(111)A is largely attrib-
uted to the former’s much higher n0 (Fig. 32). The PL of
InGaAs(110) is weaker than the others due to the low Tg and
concomitant arsenic-antisite defects. InGaAs(111)A and
InGaAs(111)B have good optical quality, while further work is
needed to minimize nonradiative recombination in
InGaAs(110) and improve luminescence.
D. Overview of buffer optimization
Finally, we compare the effect of surface orientation on
the simultaneous optimization of the morphology, electrical,
and optical properties of InGaAs. Figure 36 compares the
points in parameter space that optimize the surface morphol-
ogy (rms roughness), the PL intensity, and ln for InGaAs on
each surface orientation. InGaAs(111)A has the best overlap
of properties in parameter space, where the highest ln, stron-
gest PL, and lowest hillock density all occur at V/III  75
and 510 C. For InGaAs(111)B, some separation exists
between optimal surface roughness and the highest ln, where
a higher Tg and V/III ratio were needed for better electrical
properties. InGaAs(110) is the most difficult to jointly opti-
mize, since surface morphology is anticorrelated with ln.
Optimal morphology was produced at low Tg and high V/III
ratio to suppress hillocks, while higher Tg and low V/III
FIG. 36. (Color online) Comparison of InGaAs growth conditions across
surface orientations for optimization of (a) morphology, (b) PL intensity at
300 K, and (c) ln at 300 K.
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were needed to mitigate excess-arsenic for improvements in
ln. The combined trends for each surface show the extent to
which compromises must be made when optimizing material
properties. While precise growth conditions are expected to
vary between different research groups and different MBE
chambers, we believe that the trends we have reported will
be robust and useful to other researchers.
VII. CONCLUSIONS
We have presented a literature review and experimental
investigation into the optimal conditions for MBE growth of
InAlAs and InGaAs on InP (111)A, (111)B, and (110) sub-
strates. We report trends in growth parameters toward the
optimization of surface morphology, electrical properties,
and optical quality. We have emphasized morphological
optimization, and for each surface, we have shown that
atomic level smoothness is possible, and that large morpho-
logical defects can either be eliminated or minimized.
Growth conditions for optimal smoothness vary substantially
with surface orientation. However, we report that different
materials appear to have similar growth trends for a given
surface orientation [e.g., InGaAs(110) behaves similarly to
InAlAs(110)], meaning that insights learned from a particu-
lar surface orientation could perhaps be used to develop a
range of materials on that same surface.
Strong electrical and optical properties can be obtained
from most of the materials studied in this work, despite the
challenges with achieving flat surface morphologies. We
measured electron mobilities at 300 K as high as 4000, 5300,
and 6500 cm2/V s for InGaAs on InP (111)B, (111)A, and
(110), respectively. InAlAs(111)B was particularly notewor-
thy in its optoelectronic properties, exhibiting higher ln and
comparable PL intensity to InAlAs(001). We anticipate that
the trends in electrical and optical properties we report here
will enable the growth of device quality InGaAs and InAlAs
on each of these surfaces.
This work provides a foundation for the development of
novel materials and devices on the (111) and (110) surfaces
of InP. As an example, the InAlAs and InGaAs layers
explored here have already been employed to facilitate
growth of highly tensile quantum dots on (111) and (110)
surfaces.9,10,30 This achievement allows strong bandgap tun-
ing for long wavelength optoelectronics. Furthermore, sym-
metric QDs with ideal electronic characteristics for
entangled photon emitters have been demonstrated using the
InAlAs/InP(111)A buffers achieved in our experiments.10,21
GaAs(110) quantum wells have been used to make encour-
aging spintronic devices,33–36 and the developments we
report here may soon help enable InP(110)-based spin-
tronics. Smooth buffer layers on InP (111) surfaces are antic-
ipated to provide ideal templates for the growth of
topological insulators and transition metal dichalcogenides.
Finally, MOSFETs that employ smooth, high-mobility III–V
materials grown on (111) surfaces are predicted to have
characteristics that rival silicon. III–Vs based on (111) and
(110) materials are anticipated to drive a host of new tech-
nologies in the upcoming years.
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